Skip to main content Skip to navigation
Systems-on-Chip Lab Home



  • Prospective Graduates
    Openings for PhD student for Fall 2022 in integrated circuits and systems. Likely candidates for PhD should have a good background in analog circuits, communication theory, optimization techniques, and signal processing with strong analytical skills. Send your CV, intended areas of research to me at

Research Focus

Our research is focused on design of analog mixed-signal integrated circuits and systems for wideband transceivers, data converters in large-scale networks. Design of high-performance, robust and energy-efficient mixed-modal circuits leads to the advancement of new tools as well as encompassing framework including software and smart systems around which it further fuels the theoretical development. Current research themes are:

Statistical Signal Processing and Artificial-Intelligence Based Transceiver Optimization

  • Circuits and systems for data compression for energy-efficient monitoring and data transmission
  • Autonomous Energy Efficient Miniaturized Analog Front End of Internet-of-Things
  • Closed-loop Multi-parameter Optimization of analog/RF circuits

Wideband Transceivers for Wireless Communications in SATCOM/Next-Generation Communications

  • Circuits and systems supporting wide modulated bandwidth in next-generation wireless communications 
  • Transceiver architectures for large-scale antenna arrays

Research Sponsors

We are grateful to the support of our sponsors towards our research programs.

Image result for onr logo               NSF 4-Color Bitmap Logo                                               Image result for NSF CAREER logo

Image result for cisco             Home                   Image result for office of commercialization wsu

       Washington Research FoundationHome         Life Sciences Discovery Fund
Hardware / EDA Support

NVIDIA GPU program for their continued support towards our research program. Xilinx and Altera (Intel) for their support for Millimeter-Wave testbed validation. We also acknowledge Cadence, Mentor and MOSIS for their support towards chip fabrication and EDA tools.